



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 932 190 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
28.07.1999 Bulletin 1999/30

(51) Int. Cl.⁶: **H01L 21/321, H01L 21/28**

(21) Application number: 97480106.0

(22) Date of filing: 30.12.1997

(84) Designated Contracting States:
**AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: **Costaganna, Pascal**
77930 Chailly en Bière (FR)

(74) Representative:
Klein, Daniel Jacques Henri
Compagnie IBM France
Département de Propriété Intellectuelle
06610 La Gaude (FR)

(71) Applicant:
International Business Machines
Corporation
Armonk, N.Y. 10504 (US)

(54) **Method of plasma etching the tungsten silicide layer in the gate conductor stack formation**

(57) A method of plasma etching a Si₃N₄ masked tungsten silicide layer (5) down to an underlying doped polysilicon layer (14) in the gate conductor stack formation process is disclosed. The method is performed in a plasma etcher and the etching mixture contains Cl₂, HC1 and O₂ wherein the Cl₂/HC1 ratio is approximately equal to 4.7 and the oxygen flow varies between 20 and 30 sccm, 25 sccm being the optimal value. A slight overetching of the underlying doped polysilicon layer (14) with this mixture is recommended.

1000 Å poly
800 Å WSi₂




FIG.6B

EP 0 932 190 A1

Description

FIELD OF INVENTION

- 5 [0001] The present invention relates to the manufacture of semiconductor integrated circuits (ICs) and more particularly to an improved method of plasma etching a silicon nitride masked tungsten silicide layer in the gate conductor stack formation that preserves the silicon nitride mask integrity.

BACKGROUND OF THE INVENTION

- 10 [0002] In the manufacture of advanced semiconductor ICs, particularly in DRAM chips, Insulated Gate Field Effect Transistors (IGFETs) are extensively used. Fig. 1A schematically shows a portion of a semiconductor wafer at the initial stage of the gate conductor (GC) stack formation. In Fig. 1A, there is shown a conventional semiconductor structure 10 comprising a silicon substrate 11 coated by a thin 10 nm silicon oxide (SiO₂) layer 12 (the gate dielectric of the IGFETs) with the GC stack 13 formed thereon. The GC stack 13 typically consists of a plurality of adjacent layers: a bottom 100 nm thick arsenic doped polysilicon layer 14, a 80 nm thick tungsten silicide (WSi_x) layer 15 and a 280 nm thick top silicon nitride (Si₃N₄) layer 16. The deposition of a refractory metal silicide (e.g. WSi_x) over a layer of polysilicon is extensively used in the semiconductor industry, forming a composite structure usually referred to as a polycide layer. A photoresist layer 17 is formed over the GC stack 13 as standard.

- 20 [0003] The GC stack 13 delineation process starts with the patterning of the photoresist layer 17 to produce the desired mask. This photoresist mask is used to selectively etch the exposed portions of the underlying Si₃N₄ top layer 16. The resulting structure is shown in Fig. 1B.

- [0004] The photoresist mask 17 is then stripped by ashing in ozone and structure 10 is cleaned as standard. The next step consists in transferring the pattern in the underlying tungsten silicide layer 15 using the Si₃N₄ top layer 16 as an in-situ hard mask. This step is monitored by an optical etch end point system to detect the WSi_x/doped polysilicon interface.

- 25 [0005] A number of chemistries have been developed so far for the elective etching of tungsten silicide with regards to the silicon nitride material of layer 16. However, only a few employ oxygen as a passivating component to improve etch uniformity. When oxygen is used, it is always with a very low proportion in the etching mixture. For instance, the Applicant used a Cl₂/HCl/O₂ chemistry with a LAM TCP 9400 plasma etcher, an equipment sold by LAM Research Corp., Fremont, CA, USA.

- [0006] The following operating conditions were:

- 35 Cl₂ flow: 40 sccm
HCl flow: 80 sccm
O₂ flow : 3 sccm
Pressure: 5 mtorr
RF frequency: 13.56 Mhz
TCP power: 200 W
40 Bias power: 300 W

wherein "sccm" denotes standard cubic centimeters per minute.

- 45 [0007] There are two RF generators, one for the TCP (transformer coupled plasma) to increase the plasma density in order to improve etch rate and uniformity and the other one to insure the plasma to be more ionic. In view of the respective gas flows indicated above, the selected ratio is thus in percent: 32.6% Cl₂, 65% HCl and 2.4% O₂. The Si₃N₄:WSi_x etch selectivity of this mixture is about 2.33:1. As a matter of fact, a very low oxygen percentage is used during this step to improve etch uniformity (micro-loading effects) between nested (or dense) and isolated (or open) areas of the wafer.

- 50 [0008] This step is very important because it is essential to preserve the thickness and the integrity of the remaining portions of the Si₃N₄ top layer 16 as it will be discussed in more details hereinafter. In addition, the etching of the doped polysilicon layer 14 is initiated during this step, and it is also very important that the polysilicon etching be anisotropically performed to ensure a straight profile of the of the polysilicon material being etched.

- [0009] Now, the doped polysilicon layer 14 is etched using a Cl₂/O₂ mixture, still in the LAM plasma etcher mentioned above. The composition change aims to increase selectivity between doped polysilicon and SiO₂ to preserve gate oxide layer integrity.

- 55 [0010] The following operating conditions are:

Cl₂ flow: 20 sccm

1000 Å poly
800 Å WSi_x

O₂ flow : 3 sccm
 Pressure: 5 mtorr
 RF frequency: 13.56 Mhz
 TCP power: 200 W
 Bias power: 50 W

[0011] The wafer is cleaned in a DHF solution as standard to remove the SiO_x formed on the gate oxide layer 12 during this step. At this stage of the GC stack fabrication process, the structure is shown in Fig. 1C. As apparent in Fig. 1C, the remaining portions of the GC stack 13 have the general shape of lines, referred to hereinbelow as the GC lines and still bearing numeral 13.

[0012] In the above described etch process, the step of etching the tungsten silicide through the Si₃N₄ top layer 16 that will be subsequently used as an in-situ hard mask is by far the most critical. The Cl₂/HCl/O₂ chemistry described above has two major drawbacks. Firstly, it etches in excess the Si₃N₄ top layer 16. As a matter of fact, because of the high density plasma and chlorine flow, the Si₃N₄ top layer thickness is reduced from 280 nm to 250 nm, so that, as apparent in Fig. 1C, there is a significant erosion of the original Si₃N₄ top layer. Secondly, although the GC lines 13 are shown in Fig. 1C with a vertical profile, it should be understood that in reality the angle Θ defined by the GC line lateral side and the substrate surface is given in TABLE I below. The values (in degrees) are given both for the nested (dense) and the isolated regions of the wafer considering separately the edge and center zones thereof. These values are not satisfactory for the subsequent processing steps.

TABLE I

	isolated	nested
edge	85°	86°
center	83°	86°

[0013] The GC stack fabrication process continues with the formation of silicon nitride spacers coating the lateral sides of the GC lines 13. To that end, a 60 nm thick Si₃N₄ sidewall protection layer is conformally deposited by LPCVD onto the structure 10 and anisotropically etched in an RIE reactor using an optical etch end point system to detect the gate oxide layer exposure. The Si₃N₄ spacers are referenced 18 in Fig. 1D.

[0014] Now, the structure 10 needs to be planarized. To that end, a 570 nm thick layer 19 of BPSG is blanket deposited by PECVD onto the Fig. 1D structure. The BPSG material forming layer 19 has the double role of an insulating and planarizing medium. However, because, the BPSG layer surface is not perfectly planar, a chem-mech polishing step is required to get a mirror-like surface and reduce the BPSG layer thickness to 440 nm. At this stage of the GC stack fabrication process, the resulting structure 10 is shown in Fig. 1E.

[0015] Finally, a photolithographic step is performed in order to define a contact opening 20 through the BPSG layer 19 and the gate oxide layer 12 to expose the silicon substrate 11 prior to source and drain regions formation. To that end, the BPSG layer 19 is etched in a TEL 85 SRRM, a RIE etcher manufactured by TOKYO ELECTRON Ltd, Tokyo, JA.

[0016] The following operating conditions are adequate:

C₄F₈ flow: 18 sccm
 CO flow : 300 sccm
 Ar flow : 380 sccm
 Pressure: 57 mtorr
 RF frequency: 13.56 Mhz
 Bias power: 1400 W

[0017] A phosphorous ions implant is then conducted to form said source and drain regions of the IGFETs such as region referenced 21 in Fig. 1F. Now turning to Fig. 1F, the erosion of the Si₃N₄ layer 16 produced during the WSix etching step, causes some areas of the remaining portions of the WSix layer 15 to be exposed at locations 22 during the contact opening 20 formation. Unfortunately, when during the next step, opening 20 is filled with a metal to define the M0 "borderless" contact with region 21 as standard, an electrical short is produced between region 21 and the gate conductor making thereby the corresponding IGFET inoperative.

[0018] A GC stack fabrication process limited to the above sequence of steps illustrated by reference to Figs. 1A to 1C is described in the Int. Appl. published under the PCT No WO96/27899, the only noticeable change is that silicon

nitride has replaced the SiO₂ material as the stack top layer. As a matter of fact, Si₃N₄ is now preferred because it has a higher selectivity than SiO₂ with respect to the BPSG material forming layer 19 which is used for the contact opening formation. With the continuous trend towards integration density increase, the BPSG material reveals to be an essential element to reach the small dimensions and the high aspect ratios (vertical profiles) that are now required in advanced ICs. In particular, the BPSG material allows to fill totally the space between two GC lines 13 without any void, as apparent in Fig. 1E, thanks to its high pouring capability.

SUMMARY OF THE PRESENT INVENTION

[0019] It is therefore a primary object of the present invention to provide an improved method of plasma etching a Si₃N₄ masked tungsten silicide layer formed on a substrate.

[0020] It is another object of the present invention to provide a method of plasma etching a Si₃N₄ masked tungsten silicide layer formed on a doped polysilicon layer in the gate conductor stack formation that preserves the Si₃N₄ top masking layer thickness and integrity.

[0021] It is another object of the present invention to provide a method of plasma etching a Si₃N₄ masked tungsten silicide layer formed on a doped polysilicon layer in the gate conductor stack formation that eliminates source or drain region/gate conductor shorts.

[0022] It is another object of the present invention to provide a method of plasma etching a Si₃N₄ masked tungsten silicide layer formed on a doped polysilicon layer in the gate conductor stack formation that produces GC lines with a substantially vertical profile.

[0023] It is still another object of the present invention to provide a method of plasma etching a Si₃N₄ masked tungsten silicide layer formed on a doped polysilicon layer in the gate conductor stack formation that improves device quality factors such as the final test yield and the long retention limited yield.

[0024] The accomplishment of these and other related objects is achieved by the method of the present invention. According to the broader scope of that method, a Si₃N₄ masked tungsten silicide layer formed on a substrate is etched in a plasma etcher with an etching mixture containing Cl₂, HCl, and O₂ wherein the Cl₂/HCl ratio is approximately equal to 4.7 and the oxygen flow varies between 20 and 30 sccm, 25 sccm being the optimal value. When the method of the present invention is applied to etch a Si₃N₄ masked tungsten silicide layer formed on a doped polysilicon layer in the course of the gate conductor stack formation, the same etch process is performed with advantageously a slight over-etching of the underlying doped polysilicon layer.

[0025] The novel features believed to be characteristic of this invention are set forth in the appended claims. The invention itself, however, as well as these and other objects and advantages thereof, will be best understood by reference to the following detailed description of an illustrated preferred embodiment to be read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0026]

Figs. 1A to 1F show a semiconductor structure undergoing the GC stack formation process.

Fig. 2 is a plot showing the thickness (in nm) of the gate oxide layer remaining after completion of the GC stack formation process as a function of oxygen flow (in sccm) in a Cl₂/HCl/O₂ based chemistry.

Fig. 3 is a plot showing the thickness (in nm) of the silicon nitride top layer remaining after completion of the GC stack formation process as a function of oxygen flow (in sccm) in a Cl₂/HCl/O₂ based chemistry.

Fig. 4 is a plot showing the variation (standard deviation in percent) of the gate oxide layer thickness after completion of the GC stack formation process as a function of oxygen flow (in sccm) in a Cl₂/HCl/O₂ based chemistry to demonstrate the influence of the oxygen flow on the gate oxide layer thickness non-uniformity.

Fig. 5 is a plot showing the GC line profiles represented by the angle Θ (in degrees) formed by the GC line lateral side with the substrate surface after completion of the GC stack formation process as a function of oxygen flow (in sccm) in a Cl₂/HCl/O₂ based chemistry in the four cases where the GC lines are situated in the isolated/nested areas and at the wafer edge/center.

Fig. 6A and 6B show the semiconductor structure of Fig. 1A at the respective stages of Fig. 1C and 1F in the course of the completion of the GC stack formation process when the method of the present invention is used.

DESCRIPTION OF A PREFERRED EMBODIMENT

[0027] Applicant's inventor has discovered that unexpectedly relatively high level of oxygen in the above described chemistry could be profitable and significantly improve the tungsten silicide etch step by preserving the patterned Si₃N₄ top layer thickness and integrity. Although, the method of the present invention, such as disclosed hereinbelow, has been developed on an AME 5000 system equipped with an electrostatic chuck device in a MxP chamber, it can be extended to other plasma etcher tools. The novel chemistry gives the high Si₃N₄/WSix selectivity that is required to preserve the masked Si₃N₄ top layer thickness and integrity and the desired etch anisotropy during WSix etching, which are essential elements to produce the desired vertical profiles at the end of the GC stack fabrication process. The idea at the base of the present invention is thus to use an unusually high oxygen content in the Cl₂/HCl/O₂ gas mixture. The novel etch chemistry has been found to drastically limit the erosion of the masked Si₃N₄ top layer while providing both the desired anisotropy mentioned above and lateral passivation of the WSix layer of the GC lines 13 which prevents any subsequent exposure thereof during the doped polysilicon etching step. As a final consequence, the electrical shorts mentioned above do not exist any longer. However, oxygen is known to be a serious detractor of many parameters of the GC stack fabrication process. The experiments that were conducted by Applicant's inventor therefore aimed to adjust the adequate oxygen content range.

[0028] In the Cl₂/HCl/O₂ chemistry of the present invention, HCl is still used to remove the native oxide which naturally forms at the WSix layer surface and to reduce GC line profile deviation between nested and isolated areas of the wafer. On the other hand, Cl₂ is still required to remove WSix material with a high etch rate and good uniformity control, but it also etches the doped polysilicon because of its low WSix:polysilicon selectivity (about .8:1). Now, according to the present invention, oxygen becomes a key parameter of the new WSix etch process. A high oxygen content provides the adequate Si₃N₄/WSix selectivity and the necessary etch anisotropy to produce the desired vertical profiles at the end of the GC stack fabrication process. However, a high oxygen content may detrimentally affect many others parameters, for instance, it may inhibit the polysilicon etch rate and in turn, increase the non-uniformity of both the thickness of the gate oxide layer remaining at the wafer surface and the GC line profiles between nested and isolated areas. These parameters are essential to device quality factors such as long retention limited yield, delta L and final test yield. Figs. 2 to 4 show the influence of the oxygen content in the Cl₂/HCl/O₂ mixture on these and other important process parameters. In the experiments described hereunder, where in the oxygen flow varies from 15 sccm to 45 sccm, the respective Cl₂, HCl and O₂ percentages are given in table II below. For each point indicated in the plots depicted in Figs. 2 to 4, nine measurements have been performed at different locations of the sample wafer (typically along a central cross as standard) and it is the average value which is reported in the plot, except when otherwise stated.

TABLE II

Oxygen (in sccm)	Mixture content (in percent)		
	O ₂	HCl	Cl ₂
15	15.0	15.0	70.0
20	19.0	14.3	66.7
25	22.7	13.6	63.6
30	26.1	13.0	60.9
35	29.2	12.5	58.3
40	32.0	12.0	56.0
45	34.6	11.5	53.8

[0029] Now turning to Fig. 2, curve 23 shows the thickness (in nm) of the gate oxide layer for the sample wafer that remains at the end of the GC stack fabrication process as a function of the oxygen flow (in sccm). During the doped polysilicon etching, SiO_x is formed on the gate oxide layer, increasing thereby the original 10 nm thickness, however, this material is not too much resistant and is easily removed during the DHF clean step mentioned above. As apparent in Fig. 2, when the oxygen flow increases, the average value of the remaining gate oxide thickness increases too. It is recommended to have the thickness of the gate oxide (SiO₂+SiO_x) layer less than 15 nm, i.e. to have an oxygen flow not greater than 30 sccm. Higher values could be reveal to be detrimental to the gate oxide layer integrity later on.

[0030] In Fig. 3, curve 24 shows the value of the thickness (in nm) of the Si₃N₄ top layer that remains at the end of the GC stack fabrication process as a function of the oxygen flow (in sccm). The remaining thickness increases as the

oxygen flow increases demonstrating thereby that the greater the oxygen flow the greater the Si₃N₄/WSix selectivity, so that, for that parameter a high oxygen flow would be preferred. As apparent in Fig. 3, an oxygen flow less than 25 sccm would not be acceptable, because it would lead to a thickness of the remaining Si₃N₄ layer below 269 nm, which is not secure enough for the etch process.

- 5 [0031] Fig. 4 shows a plot referenced 25 that illustrates the standard deviation (in percent) of the gate oxid layer thickness across the wafer still as a function of the oxygen flow (in sccm). The significant increase of the standard deviation for a high oxygen flow is mainly driven by the GC lines located in the nested areas at the wafer center. This plot, which is related in some respect to the plot depicted in Fig. 2, is quite representative of the non-uniformity aspect.

[0032] TABLE III below summarizes the results depicted in the plots of Figs. 2 to 4.

TABLE III

Oxygen (sccm)	Gate Ox. (nm)	Si ₃ N ₄ (nm)	Std dev.(G.Ox.) (%)
15	13.3	261.3	2.6
20	13.3	264.8	2.6
25	13.2	268.9	2.8
30	14.7	272.9	20.7
35	18.6	275.6	55.7
40	23.9	277.0	110.2
45	35.4	279.4	216.8

- 25 [0033] Fig. 5 shows plots that relate to the GC line profiles. Curves 26 and 27 show the variations of the angle Θ for the GC lines in the isolated areas at the center and at the edge of the wafer respectively. Curves 28 and 29 show the variations of the angle Θ for the GC lines in the nested areas at the center and at the edge of the wafer respectively. As apparent in Fig. 5, the best compromise between edge and center areas is obtained for an oxygen flow of about 25 sccm, although the whole 20-30 range appears satisfactory in some respects. It is interesting to note that for an oxygen flow of 25 sccm, the Θ angle is equal to 90° for the nested regions at the edge of the wafer, and moreover, for that particular value the dispersion between the four angle Θ values is minimal, typically it varies from 86° to 90° as apparent in Fig. 5. TABLE IV below summarizes the results shown in the plots of Fig. 5. Its reading allows an easy comparison with the corresponding numbers of TABLE I.

TABLE IV

Oxygen (sccm)	Angle Θ (in °)	isolated	nested	
	center	edge	center	edge
15	81.0	86.0	87.0	89.0
20	84.5	86.5	87.0	89.0
25	86.0	86.5	88.0	90.0
30	85.5	86.0	88.0	88.0
35	85.0	86.5	87.5	89.0
40	84.5	87.0	87.0	89.0
45	83.0	87.5	87.0	89.0

- 55 [0034] Let us now consider the teachings of the plots depicted in Figs. 2 to 5. An oxygen flow equal or superior to 30 sccm in the Cl₂/HCl/O₂ chemistry produces an inhibition of the etch capability of this etching mixture. In this case, micro-masking defects so-called "grass" are created. Another consequence of a high oxygen flow is the uniformity downgrading due to micro-loading effects. Isolated areas at the wafer edge are etched earlier and stronger than the nested areas at the center of the wafer. These teachings are clearly apparent in Figs. 2, 3 and 4. On the other hand, the oxygen flow should not be too low if one wants to avoid the above mentioned problems associated with the prior art

mixture compositions, i.e. low selectivity and non-uniformity. As a matter of fact, when the oxygen flow varies from 45 sccm to 15 sccm, the Si₃N₄:WSix selectivity is reduced from 133:1 to 4.3:1. In addition, as shown in Fig. 5, under 20 sccm, GC line profiles decrease drastically from 86° to 81° in the isolated areas at the center of the wafer, which is clearly unacceptable.

5 [0035] Therefore, to properly etch a Si₃N₄ masked tungsten silicide layer in the GC stack fabrication process, it is required to have a significant oxygen content in the mixture but not too much. As result, the process window is relatively small. The 20-30 sccm range appears acceptable (with a Cl₂/HCl ratio equal to approximately 4.7) although the preferred range is clearly 20-25 sccm. An oxygen flow of about 25 sccm appears to be the optimal value and is obviously satisfactory in all respects to guarantee a successful etch process. For a 25 sccm oxygen flow, the Si₃N₄/WSix selectivity is equal to 7.2:1, a much higher value than the selectivity (2.33:1) that was obtained with the previous chemistry and the LAM TCP plasma etcher.

10 [0036] The best operating conditions (still for the AME 5000 plasma etcher) are:

15 HCl flow: 15 sccm
Cl₂ flow: 70 sccm
O₂ flow : 25 sccm
Power: 450 Watt
Pressure: 20 mTorr
Magnetic field: 20 Gauss
20 DC voltage: -700 volts

[0037] The best compromise for the chemistry is thus the following composition in percent: Cl₂:63,6 %, HCl:13,6 % and O₂:22,7 %, and the adequate range (in percent) for the oxygen content is from 19 to 23%, assuming that the values given above for the respective Cl₂ and HCl flow ratios are kept maintained constant and equal to about 4.7.

25 [0038] The remaining steps of the above described GC stack fabrication process described above are then performed without any change. Figs. 6A and 6B respectively show structure 10 at the stage of Figs. 1C and 1F for comparison purposes. As apparent in Fig. 6A, the remaining portions of the patterned Si₃N₄ top layer 16 now remain unaffected by the WSix/doped polysilicon etch process and the original thickness is substantially preserved. Integrity of these portions that will be subsequently used as an in-situ hard mask is a guarantee to produce a reliable metal contact with implanted region 21 at the end of the GC stack formation process.

30 [0039] The finished structure is shown in Fig. 6B, which is to be compared with the Fig. 1F structure. As apparent in Fig. 6B, there is no longer any part of the WSix layer exposed, on the contrary, they are well protected by Si₃N₄ spacers 22, avoiding thereby the risk of the electrical shorts mentioned above.

35 [0040] The new etch method has many advantages when compared to the conventional one. As far as the GC stack formation process is concerned, the manufacturing yields increase from 83 to 92% when the method of the present invention is used.

Claims

40 1. Method of plasma etching a Si₃N₄ masked tungsten silicide layer formed on a substrate comprising the steps of:

a) providing a plasma etch reactor having a wafer holder whereupon the substrate is mounted;

45 b) providing an etching mixture containing Cl₂, HCl and O₂ in said reactor wherein the Cl₂/HCl ratio is approximately equal to 4.7 and the oxygen flow varies between 20 and 30 sccm, and producing a plasma environment;

c) exposing the substrate to said plasma environment for a time sufficient to etch the tungsten silicide layer down to the substrate.

50 2. Method of plasma etching a Si₃N₄ masked tungsten silicide layer formed on a doped polysilicon layer overlying a substrate comprising the steps of:

a) providing a plasma etch reactor having a wafer holder whereupon the substrate is mounted;

55 b) providing an etching mixture containing Cl₂, HCl and O₂ in said reactor wherein the Cl₂/HCl ratio is approximately equal to 4.7 and the oxygen flow varies between 20 and 30 sccm and producing a plasma environment;

EP 0 932 190 A1

c) exposing the substrate to said plasma environment for a time sufficient to etch the tungsten silicide layer down to the doped polysilicon layer.

3. The method of claim 2 further comprising the steps of:

5

d) performing a slight overetching of the underlying doped polysilicon layer for a period of about 10% of the etch time.

4. The method of claim 1 or 2 wherein the oxygen flow is equal to 25 sccm.

10

15

20

25

30

35

40

45

50

55




FIG. 1A (PRIOR ART)




FIG. 1B (PRIOR ART)




FIG. 1C (PRIOR ART)




FIG. 1D (PRIOR ART)




FIG. 1E (PRIOR ART)




FIG. 1F (PRIOR ART)




FIG.2






FIG.3

FIG.4FIG.5




FIG. 6A




FIG. 6B



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 48 0106

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
D,A	WO 96 27899 A (IBM ; IBM FRANCE (FR)) 12 September 1996 * page 10, paragraph 4 - page 11, paragraph 3 *	1,2	H01L21/321 H01L21/28
A	PATENT ABSTRACTS OF JAPAN vol. 018, no. 442 (E-1593), 17 August 1994 & JP 06 140396 A (YAMAHA CORP), 20 May 1994, * abstract *	1	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H01L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 3 July 1998	Examiner Schuermans, N
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)